Design of power-efficient adiabatic charging circuit in 0.18μm CMOS technology

Authors

  • Amraee, Meysam Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran
  • Farshidi, Ebrahim Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran
  • Kosarian, Abdolnabi Department of Electrical Engineering, Faculty of Engineering, Shahid Chamran University of Ahvaz, Ahvaz, Iran
Abstract:

In energy supply applications for low-power sensors, there are cases where energy should be transmitted from a low-power battery to an output stage load capacitor. This paper presents an adiabatic charging circuit with a parallel switches approach that connects to a low-power battery and charges the load capacitor using a buck converter which operates in continuous conduction mode (CCM). A gate controller of parallel switches (GCPS) is used to increase the duty-cycle of the input signal of buck converter switches, which controls the inductor current and charges the load capacitor in 256 steps. The proposed parallel switches approach is used to improve the energy efficiency under different powers transmission and comprises a current sensor, comparator, R-S latch, parallel pMOS switches, and parallel nMOS switches. For high powers transfer, the large switches are paralleled with small switches and result in conduction losses reduction. Also, for low powers transfer, the total switching losses are significantly reduced by turning off the large PMOS/NMOS switches during the charging operation. The proposed circuit was designed and simulated in a 0.18μm CMOS technology. The efficiency of the proposed circuit during the capacitor charge-up cycle is more than 80% for average input powers between 0.5mW to 30mW.

Upgrade to premium to download articles

Sign up to access the full text

Already have an account?login

similar resources

Adiabatic CMOS Circuit Design: Principles and Examples

with the Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, People’s Republic of China. M Pedram is with the Department of Electrical Engineering-Systems, University of Southern California, Los Angeles CA 90089, USA. Adiabatic CMOS Circuit Design: Principles and Examples X. Wu, G. Hang, and M. Pedram Abstract: In view of changing the type of energy conve...

full text

An Efficient Adiabatic Circuit Design Approach for Low Power Applications

An alternative and efficient design for static adiabatic logic gates based on the GFCAL adiabatic family is proposed. The GFCAL circuit proposed earlier had made use of diodes for controlling the charging or discharging of the output node. A method is proposed to replace the diodes and thus make the circuit more energy efficient by avoiding the break-in voltage drop across the charging and disc...

full text

Power comparison of CMOS and adiabatic full adder circuit

Full adders are important components in applications such as digital signal processors (DSP) architectures and microprocessors. Apart from the basic addition adders also used in performing useful operations such as subtraction, multiplication, division, address calculation, etc. In most of these systems the adder lies in the critical path that determines the overall performance of the system. I...

full text

Low Power Full Adder Circuit Design Using Two Phase Adiabatic Static CMOS Logic

Adiabatic logic is used to minimize the energy loss during operation of the circuit. Using two-phase adiabatic static CMOS logic (2PASCL) the power consumption can be reduced. This paper compares the power consumption of Static Energy Recovery Full Adder(SERF) and the proposed full adder using two phase adiabatic static CMOS logic(2PASCL). The average power consumption of proposed full adder is...

full text

CMOS Low-Power Analog Circuit Design

This chapter covers device and circuit aspects of low-power analog CMOS circuit design. The fundamental limits constraining the design of low-power circuits are first recalled with an emphasis on the implications of supply voltage reduction. Biasing MOS transistors at very low current provides new features but requires dedicated models valid in all regions of operation including weak, moderate ...

full text

Low-Power CMOS VLSI Circuit Design

Where you can find the low power cmos vlsi circuit design easily? Is it in the book store? On-line book store? are you sure? Keep in mind that you will find the book in this site. This book is very referred for you because it gives not only the experience but also lesson. The lessons are very valuable to serve for you, that's not about who are reading this low power cmos vlsi circuit design boo...

full text

My Resources

Save resource for easier access later

Save to my library Already added to my library

{@ msg_add @}


Journal title

volume 20  issue JIAEEE Vol.20 No.1

pages  119- 127

publication date 2023-03

By following a journal you will be notified via email when a new issue of this journal is published.

Keywords

No Keywords

Hosted on Doprax cloud platform doprax.com

copyright © 2015-2023